The Clocking Wizard generates source code HDL to implement a clocking network. The generated clocking network typically consists of a clocking primitive (MMCM(E2/E3) _ADV or PLL(E2/E3) _ADV ) plus some additional circuitry which typically includes buffers and clock pins. The network is divided into segments as illustrated in This Figure . Details of these segments are described in the following sections.
