19-aie_external_io_sv |- images |- data |- user_rtl |-aie | - kernels |-my_top.v This example contains Verilog design (user RTL code) in the ext_rtl folder. The external Verilog testbench is present at the top named as my_top.v.