pragma HLS PIPELINE II=1 - 2023.2 English

Vitis Tutorials: AI Engine (XD100)

Document ID
XD100
Release Date
2024-03-05
Version
2023.2 English

The datamover kernel has a for loop that is a candidate for burst read because the memory addresses per loop iteration are consecutive (ARBURST=INCR). To pipeline this for loop, you can use this pragma by setting the initiation interval (II) = 1.

PS Host Application