Implementation on FPGA - 2023.2 English

• Templated design, support different full-rounds and partial-rounds implementation.
• Stream interface, for input message, round constant, MDS matrix and output digest.
• Works with GF(p) of which p is a 256 bits width prime number.
• Generate 256 bits digest result