Conclusion

Zynq UltraScale plus MPSoC Power Management

Release Date
2022-07-26

Dynamic power consumed by interconnect is directly proportional to the clock frequency. For example, scaling down the TOPSW_MAIN clock in FPD by half from 533MHz to 266MHz brings down the power by around 100mW. So, selecting an optimal interconnect clock frequency can provide significant power savings.