DDR Bus Width

Zynq UltraScale plus MPSoC Power Management

Release Date
2022-07-26

Using a lower bus width is known to reduce the power consumption, but it also reducing the addressable memory range. So, depending on the application, the lowest bus width which fits in should be selected to minimize power consumption.