Use these transceiver settings to bypass the RX buffer in single-lane mode:
- CH*_RX_PHALIGN_CFG0[31] =
1'b1(DLY_ALIGN_EN) - CH*_RX_PHALIGN_CFG0[30] =
1'b1(PH_ALIGN_EN) - CH*_RX_PHALIGN_CFG0[17:16] =
2'b00(SYNC_MODE) - CH*_RX_PHALIGN_CFG0[15] =
1'b0(SYNC_MULTI_LANE) - CH*_RX_PHALIGN_CFG0[14] =
1'b1(RXBUF_BYPASS_MODE) - CH*_RX_PHALIGN_CFG1[3:2] =
2'b00(CHAIN_MODE) - CH*_RX_PHALIGN_CFG1[1] =
1'b0(ASYNC_GBOX_PHALIGN_EN) - CH*_PIPE_CTRL_CFG7[14:12] =
3'b010or3'b101(RXOUTCLKCTL) to select either the recovered clock or the programmable divider clock as the source of RXOUTCLK
With the transceiver reference clock selected, RXOUTCLK is to be used as the source of RXUSRCLK. You must ensure that RXOUTCLK and the selected transceiver reference clocks are operating at the desired frequency. When the RX buffer is bypassed, the RX phase alignment procedure must be performed after these conditions:
- Resetting or powering up the transceiver RX.
- Resetting or powering up the RPLL and/or LCPLL.
- Changing the RX recovered clock source or frequency.
- Changing the TX line rate.
The following figure shows the required steps to perform the auto RX phase alignment and use the RX delay alignment to adjust RXUSRCLK to compensate for temperature and voltage variations.
Figure 1. RX Buffer Bypass—Single-Lane Auto Mode
Note:
- The sequence of events in this figure is not drawn to scale.
- After conditions such as a receiver reset or RX rate change, RX phase alignment must be performed to align PHYCLK and RXUSRCLK. The RX phase and delay alignments are initiated by asserting CH*_RXPHDLYRESET.
- RX phase alignment is done when the rising edge of CH*_RXSYNCDONE is detected. This signal should remain asserted until another alignment procedure is initiated.
- An assertion/deassertion of GTRXRESET is required if CH*_RXSYNCDONE does not follow the sequence shown in this figure.
- RX delay alignment continues to adjust RXUSRCLK to compensate for temperature and voltage variations.