AMD Versal™ architecture based devices have several clock routing resources to support various clocking schemes and requirements, including high fanout, short propagation delay, and extremely low skew. To best use the clock routing resources, the designer must understand how to get user clocks from the PCB to the Versal devices, decide which clock routing resources are optimal, and then access those clock routing resources by using the appropriate I/O and clock buffers.