This is the data input cascade for port A from the block RAM below. Related concepts Cascadable Block RAM