The five control pins CLK, EN_A/B, RST_A/B each have an individual inversion option. EN and RST control signals can be configured as active-High or active-Low, and the clock can be active on a rising or falling edge (active-High on a rising edge is the default) without requiring other logic resources.