Optional ECC Output Register Stage – OREG_ECC_[A|B]

Versal ACAP Memory Resources Architecture Manual (AM007)
Document ID
AM007
Release Date
2020-11-24
Revision
1.1 English

This attribute determines if the ECC error and data outputs of the ECC decode logic have the pipeline registers enabled or not.