Optional Output Register Stage – OREG_[A|B]
Versal ACAP Memory Resources Architecture Manual (AM007)
Document ID
AM007
Release Date
2020-11-24
Revision
1.1 English
This attribute determines if the SRAM array output has a pipeline stage enabled or not.