Register Enable for OREG Pipeline Stage – OREG_CE_A, OREG_CE_B

This register enable pin controls the first optional output register. When this register is enabled using the OREG_A/B attribute, and the corresponding CE input is High, the read data is stored in the register at the rising clock edge. The polarity of CE inputs is not configurable (active-High).