HD IOL Primitives
Versal Adaptive SoC SelectIO Resources Architecture Manual (AM010)
Document ID
AM010
Release Date
2024-03-18
Revision
1.5 English
The IOL registers and delay blocks are instantiated in the design using HDL primitives.