All clock frequency dividers have the same functionality and programming model. The basic design is shown in the following figure.
Note: The PLL source clock choices shown are not always available.
Figure 1. Clock Frequency Divider Block Diagram
