Flow Control Interrupts

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The modem status interrupt is asserted if any of the modem status signals (UARTx_CTS_b, DCD_b, DSR_b, and RI_b) change. It is cleared by writing a 1 to the corresponding bits in the Interrupt Clear register, INTR_CLR , depending on the modem status signals that generated the interrupt.