PL System Block Diagram

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The PL building blocks and clock structures provide the foundation for instantiating functionality. The PL is provided with port interface signals attached to nearly every part of the device.

The high-level PL perspective of the system is shown in the following figure.

Figure 1. PL System Perspective

In addition to the PL interconnect interfaces shown in the figure, the PL port interface signals include the system interrupts, errors, events, and other signals from all parts of the device.