Programming Guide

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The DMA channel control and status registers provide individual channel controllers. In simple DMA mode, these registers are used to move data. In link-list mode, these channels process descriptor tables to move data in memory.

Performance Considerations

The DMA provides more optimal performance when the controller is programmed with the following considerations:

  • Read and write descriptor payloads are 128-bit aligned (in scatter-gather mode)
  • SRC and DST descriptors are 256-bit aligned
  • SRC and DST payload is >4 KB

The guideline is to match the capabilities of the read and write AXI channels and the DMA for the AXI read and write channels.