Default Speed Clock Edge In the case of a default speed (DS) mode, the outputs are driven on the negative edge of the SD_CLK.