The JTAG interface provides access to the Arm DAP and JTAG TAP controllers. The interface is compatible with the IEEE Standard Test Access Port and Boundary-Scan Architecture (IEEE Std 1149.1) and includes all the mandatory elements defined by the standard. These elements include the TAP, TAP controller, instruction register, instruction decoder, boundary register, and bypass register. The controller also support a 32-bit device identification register and a JTAG configuration register that adds additional readback and configuration JTAG capability.
The SSI technology devices include multiple TAP controllers that follow after the main TAP controller.
The primary debug access port is the JTAG interface. The JTAG chain order in the Versal® ACAP is fixed with the DAP controller followed by the TAP controller as shown in the following figure.
