Timeout Interrupt

Versal Adaptive SoC Technical Reference Manual (AM011)

Document ID
Release Date
1.6 English

The receive timeout interrupt is asserted when the receive FIFO is not empty and no more data is received during a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit of the Interrupt Clear register, INTR_CLR .