ISR (CPM4_DMA_ATTR) Register

Versal Adaptive SoC Register Reference (AM012)

Document ID
AM012
Release Date
2023-08-29
Revision
1.3

ISR (CPM4_DMA_ATTR) Register Description

Register NameISR
Relative Address0x0000000010
Absolute Address 0x00FCA70010 (CPM4_DMA_ATTR)
Width32
TypewtcReadable, write a 1 to clear
Reset Value0x00000000
DescriptionAPB Interrupt Status

Interrupt Status Bits. READ: 0: no event detected 1: event detected WRITE: 0: no effect 1: clear status bit Note: These are sticky bits and are cleared by writing a one to the bit (WTC). Note: The system interrupt from the APB module is asserted when the status bit = 1 and the mask bit = 0.

ISR (CPM4_DMA_ATTR) Register Bit-Field Summary

Field NameBitsTypeReset ValueDescription
addr_decode_err 0wtcReadable, write a 1 to clear0x0Address Decode Error