Termination Resistor Calibration Circuit

Versal ACAP GTM Transceivers Architecture Manual (AM017)

Document ID
AM017
Release Date
2022-04-27
Revision
1.0 English

There is one resistor calibration circuit (RCAL) shared between all transceiver Quad primitives in a transceiver Quad column. The GTM_AVTTRCAL and GTM_RREF pins connect the bias circuit power and the external calibration resistor to the RCAL circuit. The RCAL circuit performs the resistor calibration only during configuration of the Versal ACAP. Prior to configuration, all analog supply voltages must be present and within the proper tolerance as specified in the Versal ACAP data sheets. If an entire power supply group (PSG) is not used by any Quads, GTM_AVTTRCAL and GTM_RREF should be tied to ground. See Analog Power Supply Pins for more details regarding RCAL biasing recommendations when there are unused Quads.

The RCAL circuit is associated with the GTM transceiver Quad that is the RCAL master. The RCAL master performs the termination resistor calibration during configuration of the Versal ACAP and then distributes the calibrated values to all of the GTM transceiver Quads in the column. The Quad in which the RCAL circuit is located must be powered on.

Connect the GTM_AVTTRCAL pin to the GTM_AVTT supply and to a pin on the 100Ω precision external resistor. The other pin of the resistor is connected to the GTM_RREF pin. The resistor calibration circuit provides a controlled current load to the resistor connected to the GTM_RREF pin. It then senses the voltage drop across the external calibration resistor and uses that value to adjust the internal resistor calibration setting. The quality of the resistor calibration is dependent on the accuracy of the voltage measurement at the GTM_AVTTRCAL and GTM_RREF pins. To eliminate errors due to the voltage drop across the traces that lead from the resistor and to the Versal ACAP pins, the trace from the GTM_AVTTRCAL pin to the resistor should have the same length and geometry as the trace that connects the other pin of the resistor to the GTM_RREF pin. Also, the maximum DC resistance of the PCB trace must be limited to less than 0.5Ω. See the suggested layout in the following figure.

Figure 1. PCB Layout for the RCAL Resistor