The pin-to-pin numbers in the following tables are based on the clock root placement in the center of the device. The actual pin-to-pin values will vary if the root placement selected is different. Consult the Vivado Design Suite timing report for the actual pin-to-pin values.
Symbol | Description | Device | Performance as a Function of Speed Grade and Operating Voltage (VCCINT) | Units | ||||||
---|---|---|---|---|---|---|---|---|---|---|
0.88V (H) | 0.80V (M) | 0.70V (L) | ||||||||
-3 | -2 | -2 | -1 | -2 | -1 | |||||
Input Setup and Hold Time Relative to Global Clock Input Signal using SSTL15 Standard. 1, 2, 3 | ||||||||||
TSUMMCM_VP1002 | Global clock input and input flip-flop (or latch) with MMCM | Setup | XCVP1002 | N/A | ns | |||||
THMMCM_VP1002 | Hold | N/A | ns | |||||||
TSUMMCM_VP1052 | Setup | XCVP1052 | N/A | ns | ||||||
THMMCM_VP1052 | Hold | N/A | ns | |||||||
TSUMMCM_VP1102 | Setup | XCVP1102 | N/A | ns | ||||||
THMMCM_VP1102 | Hold | N/A | ns | |||||||
TSUMMCM_VP1202 | Setup | XCVP1202 | –1.28 | N/A | –1.26 | –1.26 | –1.30 | –1.30 | ns | |
THMMCM_VP1202 | Hold | 4.62 | N/A | 5.04 | 5.21 | 5.13 | 5.32 | ns | ||
TSUMMCM_VP1402 | Setup | XCVP1402 | ns | |||||||
THMMCM_VP1402 | Hold | ns | ||||||||
TSUMMCM_VP1502 | Setup | XCVP1502 | –1.27 | N/A | –1.25 | –1.25 | –1.29 | –1.29 | ns | |
THMMCM_VP1502 | Hold | 4.63 | N/A | 5.06 | 5.23 | 5.14 | 5.33 | ns | ||
TSUMMCM_VP1552 | Setup | XCVP1552 | ns | |||||||
THMMCM_VP1552 | Hold | ns | ||||||||
TSUMMCM_VP1702 | Setup | XCVP1702 | –1.26 | N/A | –1.25 | –1.25 | –1.28 | –1.28 | ns | |
THMMCM_VP1702 | Hold | 4.64 | N/A | 5.06 | 5.23 | 5.14 | 5.33 | ns | ||
TSUMMCM_VP1802 | Setup | XCVP1802 | –1.26 | N/A | –1.25 | –1.25 | –1.28 | –1.28 | ns | |
THMMCM_VP1802 | Hold | 4.64 | N/A | 5.06 | 5.23 | 5.15 | 5.33 | ns | ||
TSUMMCM_VP2502 | Setup | XCVP2502 | N/A | ns | ||||||
THMMCM_VP2502 | Hold | N/A | ns | |||||||
TSUMMCM_VP2802 | Setup | XCVP2802 | N/A | ns | ||||||
THMMCM_VP2802 | Hold | N/A | ns | |||||||
|