Xilinx Answer 75749
When a configuration write (CfgWr) request that puts the device into PPM D3 state is sent to the Endpoint in between posted writes, an uncorrectable error bit is set in the AER register. If error reporting capability is enabled, then a UR (unsupported request) message will be set in this case. This is a very rare occurrence.
This issue will not be fixed.