The only constraints required are clock frequency constraints for the video clock, vid_io_in_clk , and the AXI4-Stream clock, aclk . Paths between the two clock domains should be constrained with a max_delay constraint and use the datapathonly flag, causing setup and hold checks to be ignored for signals that cross clock domains. These constraints are provided in the XDC constraints file included with the core.