The video reset signal vid_io_in_reset signal is only available when the core is configured in independent clock mode. This active-High signal is synchronous to vid_io_in_clk and is used to reset the input side of the bridge. Asserting either this reset or aresetn causes the internal FIFO to be reset.