The following table describes the optional TBI signals, used as an alternative to the
transceiver interfaces. The appropriate HDL block level design delivered with the
core connects these signals to IOBs to provide an external TBI suitable for
connection to an off-device PMA SerDes device. When the core is used with the TBI,
gtx_clk
is used as the 125 MHz reference clock for the entire
core. For more information, see Asynchronous LVDS Transceiver for Versal devices.
Signal | Direction | Clock Domain | Description |
---|---|---|---|
gtx_clk | Input | N/A | Clock signal at 125 MHz. Tolerance must be within IEEE 802.3-2008 specification. |
tx_code_group[9:0] | Output | gtx_clk | 10-bit parallel transmit data to PMA Sublayer (SerDes). |
loc_ref | Output | N/A | Causes the PMA sublayer clock recovery unit to lock to pma_tx_clk. This signal is tied to ground. |
ewrap | Output | gtx_clk | When 1, this indicates to the external PMA SerDes device to enter loopback mode. When 0, this indicates normal operation. |
rx_code_group0[9:0] | Input | pma_rx_clk0 | 10-bit parallel received data from PMA Sublayer (SerDes). This is synchronous to pma_rx_clk0. |
rx_code_group1[9:0] | Input | pma_rx_clk1 | 10-bit parallel received data from PMA Sublayer (SerDes). This is synchronous to pma_rx_clk1. |
pma_rx_clk0 | Input | N/A | Received clock signal from PMA Sublayer (SerDes) at 62.5 MHz. |
pma_rx_clk1 | Input | N/A | Received clock signal from PMA Sublayer (SerDes) at 62.5 MHz. This is 180° out of phase with pma_rx_clk0. |
en_cdet | Output | gtx_clk | Enables the PMA Sublayer to perform comma realignment. This is driven from the PCS Receive Engine during the Loss-Of-Sync state. |