The top level of the example design creates a specific example that can be simulated, synthesized, implemented, and if required, placed on a suitable board and demonstrated in hardware. The top level of the example design performs the following functions:
- Instantiates the block level HDL
- An instance of the SGMII block level
- Derives the clock management logic, including DCM and Global Clock Buffer instances, where required
- Implements external GMII logic, including IOB and DDR register instances, where required
The example design HDL top level connects the GMII of the block level to external IOBs. This allows the functionality of the core to be demonstrated using a simulation package.