The following figure shows an error occurring in the second clock cycle of an /I/ idle sequence.See Table 3 for the status_vector bit definitions.
The following figure shows an error occurring in the second clock cycle of an /I/ idle sequence.See Table 3 for the status_vector bit definitions.