In general, the only constraints required when deploying any of these cores is the specification of a clock period for each of the clock signals connected to all aclk inputs of the core.
In general, the only constraints required when deploying any of these cores is the specification of a clock period for each of the clock signals connected to all aclk inputs of the core.