When multiple master devices arbitrate for access to a single slave device, such as a memory controller, use the AXI Interconnect core in a N-to-1 configuration.
Any of the optional conversion functions, such as data width and clock rate conversion, can also be performed in this configuration as shown in This Figure.
