Improved safe clock logic to remove glitches on clock outputs for odd multiples of input clock frequencies.
Xilinx does not recommend to upgrading the Clocking Wizard IP that has been targeted on a board to a device part. For assistance, contact Xilinx Support.