• The Clocking Wizard has an active-High asynchronous reset signal for the clocking primitive.
• The core must be held in reset during clock switch over.
• When the input clock or feedback clock is lost, the clkinstopped or clkfbstopped status signal is asserted. After the clock returns, the clkinstopped signal is deasserted and a reset must be applied.