The False Path constraint is defined on the first stage of the flip-flop of the clock domain crossing (CDC) module.