Enter a valid DRP clock frequency in the text box. Available only with 7 series FPGA transceivers. Default: 100 MHz