MI_MUX[0-15] Register - 3.0 English

AXI4-Stream Infrastructure IP Suite (PG085)

Document ID
PG085
Release Date
2023-05-24
Version
3.0 English

There is one MI_MUX register for each number of master interfaces ports in the design. Each MIx_MUX value controls slave interface selection. For example, MI4_MUX value of 0x1 would route slave interface 1 to master interface 4. The MIx_DISABLE value can be set to disable the master interface. Each slave interface can only be selected once. If more than 1 MIx_MUX value is set to the same slave interface, then the lower master interface wins control and the higher master interface(s) is disabled. MI0_MUX register is at address offset 0x40, MI1_MUX_register is at address offset 0x44, …, and MI15_MUX register is at address offset 0x7C.

Table 2-10: MI Mux Registers

Name

Bits

Description

MIx_MUX

3:0

MIx Mux Value

MIx_DISABLE

31

Set to 1 to explicitly disable

Notes:

1. x is 0-15