Clocking - 1.1 English

AXI Memory Mapped to Stream Mapper LogiCORE IP Product Guide (PG102)

Document ID
PG102
Release Date
2022-08-08
Version
1.1 English

The IP core has one clock input, ACLK , that must be synchronous to all AXI interfaces on the module.