This event signal is asserted for a single clock cycle when the core starts to process a new frame. This signal is provided to allow you to count frames and to synchronize the configuration of the core to a particular frame if required.
This event signal is asserted for a single clock cycle when the core starts to process a new frame. This signal is provided to allow you to count frames and to synchronize the configuration of the core to a particular frame if required.