The Global Interrupt Enable register is a 32-bit read/write register ( This Figure ). The Global Interrupt Enable Register provides the master enable/disable for the interrupt output (IP2Intc_Irpt signal) to the processor. The bit definition of this register is shown in Table: Global Interrupt Enable Register (0x07F8) .