<project_name>/<project_name>.srcs/sources_1/ip/
VHDL Example design, Test bench, and coefficient (COE) files are the files that drive ATG to generate required AXI transactions.
The AXI Ethernetlite core directories and their associated files are defined in the following sections.