After word boundary synchronization is achieved in a lane, if a bit of this bus is a 1, it indicates that four consecutive invalid PCS Lane Marker Words were detected in the corresponding lane.
The bits of the bus remain asserted until re- synchronization occurs or until some other error/failure is signaled for the corresponding lane.