The positive differential clock input pin (ends with _P) and negative differential clock input pin (ends with _N) are used as the 7 series FPGA transceiver reference clock. The set_property XDC command is used to constrain the transceiver reference clock pins.