The 7 series FPGAs Transceivers Wizard core is generated with its own timing constraints based on the choices you made when customizing the core using the Wizard. The reference location constraints provided as part of example design setup and the user can modify the constraints according to their use case.