The Vivado Design Suite debug feature option provided in the GUI allows 7 series FPGAs Transceivers Wizard users to include or exclude ILA and VIO debug cores in the IP while generating the core. This Figure shows new options added to the GUI for debugging and monitoring the core. For more information on how to debug and monitor in the 7 series FPGAs Transceivers Wizard core, refer to Debugging.
