Verilog/VHDL files for example design.
|
Name |
Description |
|---|---|
|
tx_startup_fsm.v[hd] |
Reset module for transmitter. This file is not generated for GTZ transceivers. |
|
rx_startup_fsm.v[hd] |
Reset module for receiver. This file is not generated for GTZ transceivers. |