The Bridge Status and Control register (described in the following table) provides information about the current state of the AXI4-Stream Bridge. It also provides control over how reads and writes to the Core Configuration Access aperture are handled.
|Bits||Name||Core Access||Reset Value||Description|
|RW||0||When set, disables interrupt line from being asserted. Does not prevent bits in Interrupt Decode register from being set.|