Implementation Design Overview - 3.0 English

AXI Bridge for PCI Express Gen3 Subsystem Product Guide (PG194)

Document ID
PG194
Release Date
2022-11-16
Version
3.0 English

For implementation design, the AXI Block RAM controller can be used as a scratch pad memory to write and read to Block RAM locations.