| Bit Index | Default | Access Type | Description |
|---|---|---|---|
| [NUM_USR_INT-1:0] | ‘h0 | RO |
user_int_pend User Interrupt Pending. This register indicates pending events. The pending events are cleared by removing the event cause condition at the source component. |