The Processing System IP core is compatible with the AXI4 Interface. AXI interfaces can be used by an AXI4-compliant master or slave connected to the Arm ® core.
See the “Interconnect” chapter in the Zynq UltraScale All Programmable MPSoC Technical Reference Manual (UG1085) [Ref 1] .